This shows you the differences between two versions of the page.
Both sides previous revision Previous revision Next revision | Previous revision | ||
ffnamespace:papers [2014/02/15 17:31] aldinuc |
ffnamespace:papers [2014/08/31 02:16] (current) aldinuc |
||
---|---|---|---|
Line 5: | Line 5: | ||
The bibtex file can be found here: [[http://alpha.di.unito.it/storage/bibtex/fastflow.bib|bibtex file]]. | The bibtex file can be found here: [[http://alpha.di.unito.it/storage/bibtex/fastflow.bib|bibtex file]]. | ||
- | An alternative listing, arranged by venue and including abstract, can be found here: [[http://alpha.di.unito.it/fastflow-papers|FastFlow papers by venue]]. | + | An always updated listing, arranged by venue and including abstract, can be found here: [[http://alpha.di.unito.it/fastflow-papers|FastFlow papers by venue]]. |
Line 15: | Line 15: | ||
|< - - 50px >| | |< - - 50px >| | ||
+ | | M. Danelutto and M. Torquati, “Loop parallelism: a new skeleton perspective on data parallel patterns,” in Proc. of Intl. Euromicro PDP 2014: Parallel Distributed and network-based Processing, Torino, Italy, 2014. [[http://dx.doi.org/10.1109/PDP.2014.13|doi:10.1109/PDP.2014.13 ]]| [[http://www.di.unipi.it/~aldinuc/paper_files/2014_ff_looppar_pdp.pdf |{{:ffnamespace:pdf.png?40}}]]| | ||
| M. Aldinucci, S. Campa, M. Danelutto, P. Kilpatrick, and M. Torquati, “Design patterns percolating to parallel programming framework implementation,” International Journal of Parallel Programming, 2013. [[http://dx.doi.org/10.1007/s10766-013-0273-6|doi:10.1007/s10766-013-0273-6]]| | | | M. Aldinucci, S. Campa, M. Danelutto, P. Kilpatrick, and M. Torquati, “Design patterns percolating to parallel programming framework implementation,” International Journal of Parallel Programming, 2013. [[http://dx.doi.org/10.1007/s10766-013-0273-6|doi:10.1007/s10766-013-0273-6]]| | | ||
|M. Danelutto and M. Torquati, “A RISC building block set for structured parallel programming,” in Proc. of Intl. Euromicro PDP 2013: Parallel Distributed and network-based Processing, Belfast, Nothern Ireland, U.K., 2013. [[http://dx.doi.org/10.1109/PDP.2013.17|doi:10.1109/PDP.2013.17]]| | | |M. Danelutto and M. Torquati, “A RISC building block set for structured parallel programming,” in Proc. of Intl. Euromicro PDP 2013: Parallel Distributed and network-based Processing, Belfast, Nothern Ireland, U.K., 2013. [[http://dx.doi.org/10.1109/PDP.2013.17|doi:10.1109/PDP.2013.17]]| | | ||
Line 85: | Line 86: | ||
|< - - 50px >| | |< - - 50px >| | ||
+ | |Suresh Boob, Horacio González–Vélez, Alina Madalina Popescu. **Automated Instantiation of Heterogeneous FastFlow CPU/GPU Parallel Pattern Applications in Clouds**, in Proc. of Intl. Euromicro PDP 2014: Parallel Distributed and network-based Processing, Torino, Italy, 2014. | | | ||
|Mehdi Goli, Michael T. Garba, Horacio González–Vélez. **Streaming Dynamic Coarse-Grained CPU/GPU Workloads with Heterogeneous Pipelines in FastFlow**, in: Proc. of the Intl. Conference on High Performance and Communications (HPCC), 2012.| [[http://www.paraphrase-ict.eu/paraphrase-workpackages/wp3-component-interfaces-for-adaptivity/streaming-dynamic-coarse-grained-cpu-gpu-workloads-with-heterogeneous-pipelines-in-fastflow|{{:ffnamespace:pdf.png?40}}]]| | |Mehdi Goli, Michael T. Garba, Horacio González–Vélez. **Streaming Dynamic Coarse-Grained CPU/GPU Workloads with Heterogeneous Pipelines in FastFlow**, in: Proc. of the Intl. Conference on High Performance and Communications (HPCC), 2012.| [[http://www.paraphrase-ict.eu/paraphrase-workpackages/wp3-component-interfaces-for-adaptivity/streaming-dynamic-coarse-grained-cpu-gpu-workloads-with-heterogeneous-pipelines-in-fastflow|{{:ffnamespace:pdf.png?40}}]]| | ||
|Alexander Collins Christian Fensch Hugh Leather. **Optimization Space Exploration of the FastFlow Parallel Skeleton Framework**, in: HiPEAC'12/HLPGPU: High-level programming for heterogeneous and hierarchical parallel systems, Paris, France. January 2012.|[[http://homepages.inf.ed.ac.uk/s1050857/collins-hlpgpu12.pdf|{{:ffnamespace:pdf.png?40}}]] | | |Alexander Collins Christian Fensch Hugh Leather. **Optimization Space Exploration of the FastFlow Parallel Skeleton Framework**, in: HiPEAC'12/HLPGPU: High-level programming for heterogeneous and hierarchical parallel systems, Paris, France. January 2012.|[[http://homepages.inf.ed.ac.uk/s1050857/collins-hlpgpu12.pdf|{{:ffnamespace:pdf.png?40}}]] | | ||
|Zalán Szűgyi, Norbert Pataki. **Generative Version of the FastFlow Multicore Library**, Electronic Notes in Theoretical Computer Science, Vol. 279, Issue 3, 27 Dec. 2011, pages 73–84 (Proc. of the 3rd Workshop on Generative Technologies), 2011.|[[http://pdn.sciencedirect.com/science?_ob=MiamiImageURL&_cid=272990&_user=10&_pii=S1571066111001885&_check=y&_origin=article&_zone=toolbar&_coverDate=27-Dec-2011&view=c&originContentFamily=serial&wchp=dGLzVlS-zSkWA&md5=2659d5c57f6f90dcb5e05971541481bd/1-s2.0-S1571066111001885-main.pdf|{{:ffnamespace:pdf.png?40}}]] | | |Zalán Szűgyi, Norbert Pataki. **Generative Version of the FastFlow Multicore Library**, Electronic Notes in Theoretical Computer Science, Vol. 279, Issue 3, 27 Dec. 2011, pages 73–84 (Proc. of the 3rd Workshop on Generative Technologies), 2011.|[[http://pdn.sciencedirect.com/science?_ob=MiamiImageURL&_cid=272990&_user=10&_pii=S1571066111001885&_check=y&_origin=article&_zone=toolbar&_coverDate=27-Dec-2011&view=c&originContentFamily=serial&wchp=dGLzVlS-zSkWA&md5=2659d5c57f6f90dcb5e05971541481bd/1-s2.0-S1571066111001885-main.pdf|{{:ffnamespace:pdf.png?40}}]] | | ||
|Alexander James Collins. **Automatically Optimising Parallel Skeletons**, M.Sc. Thesis in Computer Science, School of Informatics University of Edinburgh, UK, 2011.|[[http://www.inf.ed.ac.uk/publications/thesis/online/IM110940.pdf|{{:ffnamespace:pdf.png?40}}]] | | |Alexander James Collins. **Automatically Optimising Parallel Skeletons**, M.Sc. Thesis in Computer Science, School of Informatics University of Edinburgh, UK, 2011.|[[http://www.inf.ed.ac.uk/publications/thesis/online/IM110940.pdf|{{:ffnamespace:pdf.png?40}}]] | |