module sigma(output s1, input s, input x); 
 
  assign
    #2 s1 = ((~s) && (x)) || (s && (~x)); 

endmodule