module gen_clock(clock); 

  output reg clock; 

  initial
  begin
    clock = 0; 
  end

  always 
  begin
    if(clock==0) 
      #17 clock = 1; 
    else 
      #1 clock = 0; 
  end

endmodule